



#2

RECEIVED

MAR 5 2001

Applicants: Michael S. BERTONE et al.

Serial No.: 09/651,924

Filed: August 31, 2000

For: Mechanism To Control The  
Allocation Of An N-Source  
Shared Buffer§  
§  
§  
§  
§  
§  
§

Group Art Unit:

Examiner:

2154  
2151

Technology Center 2100

UNKNOWN

**INFORMATION DISCLOSURE STATEMENT**Assistant Commissioner for Patents  
Washington, D.C. 20231Att'y. Docket No. 1662-31400  
Client Docket No. P00-3212  
Date: February 20, 2001

Sir:

This Information Disclosure Statement, including completed Form PTO-1449, comprises a list of pertinent art of which Applicants are aware. A copy of each publication listed on Form PTO-1449 is enclosed herewith.

Consideration of the following related co-pending applications is requested:

ATTORNEY DOCKET NO.	SERIAL NO.	FILING DATE	TITLE
1662-23700	09/653,642	08/31/00	Apparatus And Method For Interfacing A High Speed Scan-Path With Slow-Speed Test Equipment
1662-27300	09/652,322	08/31/00	Priority Rules For Reducing Network Message Routing Latency
1662-27400	09/652,703	08/31/00	Scalable Directory Based Cache Coherence Protocol
1662-27500	09/652,391	08/31/00	Scalable Efficient I/O Port Protocol
1662-27600	09/652,552	08/31/00	Efficient Translation Lookaside Buffer Miss Processing In Computer Systems With A Large Range Of Page Sizes
1662-27700	09/651,949	08/31/00	Fault Containment And Error Recovery Techniques In A Scalable Multiprocessor
1662-27800	09/652,834	08/31/00	Speculative Directory Writes in A Directory Based Cache Coherent Nonuniform Memory Access Protocol
1662-27900	09/652,314	08/31/00	Special Encoding Of Known Bad Data


Serial No.: 09/651,924  
 Filed: August 31, 2000



RECEIVED  
 MAR 5 2001  
 Technology Center 2100

ATTORNEY DOCKET NO.	SERIAL NO.	FILING DATE	TITLE
<del>1662-28000</del>	<del>09/652,165</del>	<del>08/31/00</del>	<del>Broadcast Invalidate Scheme</del>
<del>1662-28100</del>	<del>09/652,704</del>	<del>08/31/00</del>	<del>Mechanism To Track All Open Pages In A DRAM Memory System</del>
<del>1662-28200</del>	<del>09/653,093</del>	<del>08/31/00</del>	<del>Programmable DRAM Address Mapping Mechanism</del>
<del>1662-29200</del>	<del>09/652,323</del>	<del>08/31/00</del>	<del>Computer Architecture And System For Efficient Management Of Bi-Directional Bus</del>
<del>1662-29300</del>	<del>09/652,452</del>	<del>08/31/00</del>	<del>An Efficient Address Interleaving With Simultaneous Multiple Locality Options</del>
<del>1662-29400</del>	<del>09/653,092</del>	<del>08/31/00</del>	<del>A High Performance Way Allocation Strategy For A Multi-Way Associative Cache System</del>
<del>1662-29500</del>	<del>09/651,948</del>	<del>08/31/00</del>	<del>Method And System For Absorbing Defects In High- Performance Microprocessor With A Large N-Way Set Associative Cache</del>
<del>1662-29600</del>	<del>09/652,324</del>	<del>08/31/00</del>	<del>A Method For Reducing Directory Writes And Latency In A High Performance, Directory-Based, Coherency Protocol</del>
<del>1662-30800</del>	<del>09/653,094</del>	<del>08/31/00</del>	<del>Mechanism To Reorder Memory Read And Write Transactions For Reduced Latency And Increased Bandwidth</del>
<del>1662-30900</del>	<del>09/652,325</del>	<del>08/31/00</del>	<del>System For Minimizing Memory Bank Conflicts In A Computer System</del>
<del>1662-31000</del>	<del>09/651,945</del>	<del>08/31/00</del>	<del>Computer Resource Management And Allocation System</del>
<del>1662-31100</del>	<del>09/653,643</del>	<del>08/31/00</del>	<del>Input Data Recovery Scheme</del>
<del>1662-31200</del>	<del>09/652,451</del>	<del>08/31/00</del>	<del>Fast Lane Prefetching</del>
<del>1662-31300</del>	<del>09/652,480</del>	<del>08/31/00</del>	<del>Mechanism For Synchronizing Multiple Skewed Source-Synchronous Data Channels With Automatic Initialization Feature</del>
<del>1662-31500</del>	<del>09/652,315</del>	<del>08/31/00</del>	<del>Chaining Directory Reads And Writes To Reduce DRAM Bandwidth In A Directory Based CC-NUMA Protocol</del>

The submission of this Information Disclosure Statement and the references submitted therewith is not an admission that the art cited is "prior" with respect to the present invention, nor is it a representation, that no better art exists. Applicants hereby reserve the right to swear behind



RECEIVED  
MAR 5 2001  
Technology Center 2100

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (Modified) PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT  (Use several sheets if necessary)  (37 CFR 1.98(b))	PATENT & TRADEMARK NO. 1662-31400 (P00-3212)	SERIAL NO. 09/651,000
	APPLICANTS Michael S. BERTONE et al.	
	FILING DATE August 31, 2000	GROUP 21st-2154

U. S. PATENT DOCUMENTS													
Examiner Initial		Patent Number							Issue Date	Patentee	Class	Sub-class	Filing Date (If Appropriate)
DN	AA	5	2	6	1	0	6	6	11/09/93	Jouppi et al.	395	425	03/27/90
	AB	5	3	1	7	7	1	8	05/31/94	Jouppi	395	425	01/25/93
	AC	5	7	5	8	1	8	3	05/26/98	Scales	395	825	07/17/96
	AD	5	7	6	1	7	2	9	06/02/98	Scales	711	148	07/17/96
	AE	5	7	8	7	4	8	0	07/28/98	Scales et al.	711	148	07/17/96
	AF	5	8	0	2	5	8	5	09/01/98	Scales et al.	711	154	07/17/96
	AG	5	8	0	9	4	5	0	09/15/98	Chrysos et al.	702	186	11/26/97
	AH	5	8	7	5	1	5	1	02/23/99	Mick	365	233	05/28/97
	AI	5	8	9	0	2	0	1	03/30/99	McLellan et al.	711	108	07/01/97
	AJ	5	8	9	3	9	3	1	04/13/99	Peng et al.	711	206	01/15/97
	AK	5	9	1	8	2	5	0	06/29/99	Hammond	711	205	05/05/95
	AL	5	9	1	8	2	5	1	06/29/99	Yamada et al.	711	207	12/23/96
	AM	5	9	2	3	8	7	2	07/13/99	Chrysos et al.	395	591	11/26/97
	AN	5	9	5	0	2	2	8	09/07/99	Scales et al.	711	148	02/03/97
	AO	5	9	6	4	8	6	7	10/12/99	Anderson et al.	712	219	11/26/97
	AP	5	9	8	3	3	2	5	11/09/99	Lewchuk	711	137	12/09/97
	AQ	6	0	0	0	0	4	4	12/07/99	Chrysos et al.	714	47	11/26/97
	AR	6	0	7	0	2	2	7	05/30/2000	Rokicki	711	117	10/31/97
DN	AS	6	0	8	5	3	0	0	07/04/2000	Sunaga et al.	711	168	09/19/97

FOREIGN PATENT OR PUBLISHED FOREIGN PATENT APPLICATION														
			Document Number						Publication Date	Country or Patent Office	Class	Sub-Class	Translation	
													Yes	No



RECEIVED  
MAR 5 2001  
Technology Center 2100

FORM PTO-1449 (Modified)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. SCKET NO. 31400 (P00-3212)	SERIAL NO. 09/651,924
		APPLICANTS Michael S. BERTONE et al.	
		FILING DATE August 31, 2000	GROUP 2151 2154

INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT

(Use several sheets if necessary)

(37 CFR 1.98(b))

OTHER DOCUMENTS (Including Author, Title, Date, Relevant Pages, Place of Publication)		
	AT	<del>Alpha Architecture Reference Manual, Third Edition, The Alpha Architecture Committee, 1998 Digital Equipment Corporation (21 p.), in particular pages 3-1 through 3-15</del>
	AU	<del>A Logic Design Structure For LSI Testability, E. B. Etchelberger et al., 1977 IEEE (Pages 462-468)</del>
	AV	<del>Direct RDRAM™ 256/288-Mbit (512Kx16/18x32s), Preliminary Information Document DL0060 Version 1.01 (69 p.)</del>
	AW	<del>Testability Features of AMD-K6™ Microprocessor, R. S. Eatherston et al., Advanced Micro Devices (8 p.)</del>
	AX	<del>Hardware Fault Containment in Scalable Shared-Memory Multiprocessors, D. Teodosiu et al., Computer Systems Laboratory, Stanford University (12 p.), 1977</del>
	AY	<del>Cellular Disco: resource management using virtual clusters on shared-memory multiprocessors, K. Govil et al., 1999 ACM 1-58113-140-2/99/0012 (16 p.)</del>
DN	AZ	<del>Are Your PLDs Metastable?, Cypress Semiconductor Corporation, March 6, 1997 (19 p.)</del>
	BA	<del>Rambus® RDRAM™ Module (with 128/144Mb RDRAMs), Preliminary Information Document DL0084 Version 1.1 (12 p.)</del>
	BB	<del>Direct Rambus™ RDRAM™ Module Specification Version 1.0, Rambus Inc., SL-0006-100 (32 p.), 2000</del>
DN	BC	<del>End-To-End Fault Containment In Scalable Shared-Memory Multiprocessors, D. Teodosiu, July 2000 (148 p.)</del>
Examiner <u>John H. Gungor</u> Date Considered <u>4/10/06</u>		
EXAMINER: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.		